BALLISTIC MISSILE
DEFENSE ORGANIZATION
7100 Defense Pentagon
Washington, D.C. 20301-7100

GEORGIA TECH GT-VSF VLSI DESIGN VERIFICATION DOCUMENT

VLSI DEVELOPMENT REPORT REPORT NO. VDR-0142-90-006 JULY 19, 1990

GUIDANCE, NAVIGATION AND CONTROL DIGITAL EMULATION TECHNOLOGY LABORATORY

Contract No. DASG60-89-C-0142
Sponsored By
The United States Army Strategic Defense Command

COMPUTER ENGINEERING RESEARCH LABORATORY


Georgia Institute of Technology Atlanta, Georgia 30332-0540

Approved for Public Release
Distribution Unlimited

Contract Data Requirements List Item <u>A006</u>
Period Covered: <u>Not Applicable</u>

Type Report: As Required

20010829 008



GEORGIA TECH GT-VSF VLSI DESIGN VERIFICATION DOCUMENT

JULY 19, 1990

Amar Ghori

COMPUTER ENGINEERING RESEARCH LABORATORY

Georgia Institute of Technology Atlanta, Georgia 30332–0540

Eugene L. Sanders USASDC

Contract Monitor

Cecil O. Alford

Georgia Tech

Project Director

Copyright 1990

Georgia Tech Research Corporation (GTRC)

Centennial Research Building

Atlanta, Georgia 30332

GEORGIA TECH GT-VSF VLSI DESIGN VERIFICATION DOCUMENT

INTRODUCTION

There are eleven (11) Georgia Tech VLSI designs (see Table 1) in the AHAT Program. Each of these designs has been produced by Georgia Tech using the Genesil Silicon Compiler. Each design has passed the design verification process at Silicon Compiler Systems / Mentor Graphics and each has been fabricated in a bulk CMOS process (fabrication of certain chips was not complete when this document was released). Each of the Georgia Tech designs listed in Table 1 is being delivered to USASDC and to the Harris Corporation for conversion and fabrication in a rad—hard process. The program under which this work is done is AHAT (Advanced Hardened Avionics Technology). This document includes design information for the Georgia Tech spatial filter chip, GT–VSF.

Table 1. Georgia Tech Chip Set for AHAT

Design	DV Passed	Tape Delivered	Fabricated	Tested
GT-VFPU	1/17/89	5/10/90	5/19/89	4/4/90
GT-VNUC				
GT-VTF				
GT-VTHR				
GT-VCLS	1/26/90	7/12/90	7/13/90	
GT-VCTR	2/8/90	7/12/90	7/13/90	
GT-VIAG				
GT-VDAG				
GT-VSNI	1/17/89	5/23/90	4/14/89	4/4/90
GT-VSM8	1/17/89	6/8/90	5/6/89	4/4/90
GT-VSF	9/12/89	7/19/90	7/13/90	

DV CHECKLIST

1. DV CONTROL NUMBER :		
2. CUSTOMER INFORMATION		
Customer Name: Georgia Tech	_ Chip Name	GT-VSF (Sfilter)
Address: 400 10th Street	_ FAX :	(404) 894-3120
CRB Room 377	_	
Atlanta, GA 30332	_	
Project Manager: Dr. C.O. Alford	_Phone:	(404) 894-2505
Design Engineer: Amar Ghori	_ Phone:	(404) 894-2527
	_ Phone:	
Test Engineer : Joseph Chamdani	_Phone:	(404) 894-2527
3. SERVICES INFORMATION	•	
XX Design Verification Service only. PO #	_	-
Prototype Service and Design Verification.	. P0 # ·	•
1.8% Maintanece		
SCS Test Foundry Test Cust	comer Test	
When DV is complete, send verified physical dat	abase tape	to
Customer Y N Silicon Vendor Y	N	
1. DV CUNTACT:	Phone:	

Б.	REGRE	DESTUN
	5 1	GENESIL Version: 7.1
	E 2	Name of Session Log from recompile: DV Session, Log
		Table DV recreation CMD: IV recression UVI (simulation and diming)
	5.4	Size of database (MB): 80 Density: 6250 1600 1850
		Tar XX whak Apollo Caruriage
		(compressed) Sum Cartridge XX
6.	FUNC	TIONAL INFORMATION (check when included)
		·
	6.1	Key Parameters :
	6.2	DV_pin_description : XX
	6.3	Block Diagram :XX
	6.4	Functional Description :XX
	6.5	Timing Diagrams at Pins :
	6.6	Annotated Views: XX Annotated Schematics: XX
	6.7	Chip Text Specification on tape : Density: 6250 1600 TK50 Apollo Cartridge
		Sun Cartridge_XX
7.	PHYS	ICAL INFORMATION
		HP1-CTOA
	7.1	Fabline Name : HP1-CIOA
		Customer-Specific: Y N Fabline GENECAL Directory on tape: Y N
		Customer-Specialic: 1 (b) Patrict and 52 october 1
		Fabline GENESIL Directory on tape : Y
		rabiline delicale directory on tape 1 -
		Fabline Calibration Status: Production: XX Beta: Alpha:
		Laninia carronación con contra de la contra del la contra de la contra del la contra de la contra del la contra de la contra de la contra de la contra de la contra del la contra de la contra de la contra de la contra del la contra de la contra de la contra de la contra de la contra del la contra de la contra del la cont
		NOTE: If not a production fabline, then approval from SCS is required.
		NOID. 22 NO D Production and a second
	7.2	Plots: (check when included or indicate filename)
		Chip Route (D size): XX Bonding Diagram (B size): XX
		Route Bonding
		Filename: route 1.031 Filename: hond 1.031
		_
	7.3	Die Size: Reported Die Size: 335x311 square-mils
		Maximum Acceptable Die Size (± 2%): 394x394 Square-mils
		Minimum Acceptable Die Size (± 2%): 234x234 square-mils
	7.4	GENESIL Package Name : CPGAIONe Spec included? Y
		- Ca-14-/Wall Size · Δ14 MillE DV \\ \\ \\ \\ \\ \\ \\ \ \\ \\ \\ \\
		Non-GENESIL Supplied Package? Y (N) Text Spec included on tape? Y (N) Worden News / Royal # : KYOCERA KD-82258B Foundry Approval? (Y) N
		Vendor Name/Part # : KYOCERA KD-82258B Foundry Approval? Y
		No.
	7.8	External Block: None
		Tanks (V) N
	7.6	B LRAM: Y N LROM: Y N LPLA: Y N LogicCompiler Blocks: Y N
	7.7	Test Pad (PM Pad) is included? (Y) N (Required for PS)

	7.8	Power Pad: 2 pair of Core Power 5 pair of Ring Power Pad +1 ring VDD Pad
		NP protection for nwell pad?(Y) N
		Error in PADRING.033 (PADRING.DRC)? Y (N) Hardcopy attached? Y (N)
		ESD requirements Normal Approved by SCS? Y
8.	ELEC	TRICAL INFORMATION
	8.1	Chip Frequency Specified in netlist: 10 MHz Target frequency: 3 MHz
	8.2	Power Dissipation: GENESIL= 0.8 W at 10 MHz Spec= W at MHz
	8.3	Operating Voltage: from 4.5 Volts to 5.5 Volts
٥.	SIMU	LATION
	9.1	Number of Clocking Regimes :
	1.	Clock Pad Name DIV/NO_DIV Ext Clock Name Int PHASE_A/PHASE_B Name pixelclk No DIV Pixel clk PHASE A/PHASE B
	З.	
	9.2	Simulation Setup Files:
		Name:Listings attached:
		Description:
		Affected Tests:
		Name:Listings attached:
		Description:
		Affected Tests:

Describation:		
Description.		
Affected Tests:		
Test Vector Set:		
otal No. of Vectors:	22,602	
DTE: Test vectors wri	itten one phase per vector have a maximum	
sest frequency on the	IMS Tester of 10 MHz.	
	one cycle per vector have a maximum IMS Tester of 20 MHz.	
see treducticy on the	TES TORONT OF 20 MIZ.	
N add toot tro	ce No of vectors: 164	
	acturing test for address	
<u>-</u>		
D	ted: adders	
Portions of Chip less	ced: auders	
Pass with GFL model?	xx	
Pass with GSL model?	XX Use for PS testing? Y N	
Pass with GSL model?	XX Use for PS testing? Y N	
Pass with GSL model? Pass Fight Test?	XX Use for PS testing? Y N	
Pass with GSL model? Pass Fight Test? Name: coefftest tra Description:		
Pass with GSL model? Pass Fight Test? Name: coefftest tra Description:		
Pass with GSL model? Pass Fight Test? Name: coefftest tra Description:		
Pass with GSL model? Pass Fight Test? Name: coefftest tra coefficient t		
Pass with GSL model? Pass Fight Test? Name: coefftest tra coefficient t		
Pass with GSL model? Pass Fight Test? Name: coefftest tra Description: coefficient to Portions of Chip Test		
Pass with GSL model? Pass Fight Test? Name: coefftest_tra Description:		
Pass with GSL model? Pass Fight Test? Name: coefftest_tra Description:		
Pass with GSL model? Pass Fight Test? Name: coefftest tra Description: coefficient to Portions of Chip Test Pass with GFL model? Pass Fight Test?		
Pass with GSL model? Pass Fight Test? Name: coefftest tra Description: coefficient to Portions of Chip Test Pass with GFL model? Pass with GSL model? Pass Fight Test? Name: dead pix_trac		
Pass with GSL model? Pass Fight Test? Name: coefftest tra Description: coefficient to Portions of Chip Test Pass with GFL model? Pass with GSL model? Pass Fight Test? Name: dead pix_trac Description:		
Pass with GSL model? Pass Fight Test? Name: coefftest tra Description: coefficient to Portions of Chip Test Pass with GFL model? Pass with GSL model? Pass Fight Test? Name: dead pix_trac Description:		
Pass with GSL model? Pass Fight Test? Name: coefftest tra Description: coefficient to Portions of Chip Test Pass with GFL model? Pass with GSL model? Pass Fight Test? Name: dead pix_trac Description:		
Pass with GSL model? Pass Fight Test? Name: coefftest_tra Description:		
Pass with GSL model? Pass Fight Test? Name: coefftest_tra Description:		
Pass with GSL model? Pass Fight Test? Name: coefftest_tra Description:		

ortions of	Chip Tested:				
ortions of ass with Gr	Chip Tested:				
ass with GR	L model? XX				
ass with GR	L model? XX				
ass with GR	L model? XX				
ass with GR	L model? XX				
ass with G8					
ass with G8					
			•		
	L model? XX	Use for	PS testing?	Y N	
	'est?		_		
ame: _fran	nel0x128 trace	<u> </u>	No of v	ectors:	680
ortions of	Chip Tested: _				
	•				
ass with GF	L model? XX				
ass with GS	L model? XX	Use for	PS testing?	Y N	
ass Fight 1			• •		
g					
ame: fran	e 128x128 trac	:e	No of ▼	ectors:	16552
escription:					
ortions of	Chip Tested: _				
	L model? <u>XX</u>				
	L model? <u>XX</u>	Use for	PS testing?	YN	
ass Fight 7	'est?				
	mel3x15 trace				
escription					
					
ortions of	Chip Tested: _				
	YY				
ass with G	TL model? XX L model? XX				

Name:f	rame19x17x2_	race	No of vectors	706
Description	-			
Portions of	Chip Tested:			
		Use for F	'S testing? Y	N
Name: franceintion:	me5x5_trace		No of vectors	:71
	Chip Tested: .			
	L model? XX L model? XX est?	Use for F	'S testing? Y	N
Name: <u>inte</u>	rface_trace_		No of vectors	:500
Description:	host interf	ace testin	g	
Portions of	Chip Tested:			
Pass with GF Pass with GS Pass Fight T		Use for P	S testing? Y	N
Name: mu	ılta_trace		No of vectors	433
Description:	multiplier A			
Portions of	Chip Tested: _			
Pass with GS	L model? XX L model? XX est?	Use for P	S testing? Y 1	N

Name:	multb_trace		No of vectors:	400
Descriptio				
	mult b test	THE		
				
Portions o	f Chin Tested:			
ror orons o	comp resord.			
Page with	GFL model? XX		:	
Page with	GSL model? XX	Use for P	S testing? Y N	
Pass Fight	Test?		_	
	4			202
Name :	multo trace		No of vectors:	293
Description	n:	•		
	mult C test	1ng		
Dambd	. Ohim Tankadi			
Portions of	curb leaced: "		·	
				
Pagg with (FL model? xx			
		Use for P	S testing? Y N	
	Test?		.	
: -9 -:-	4444		•	
Name:	multd trace		No of vectors:	267
Description	n:			
Description	n: _mult D test	ing		
		·····		
Portions	Chin Tested:			
or crons o.	complesced:			
Pass with (FL model? XX			
Pass with	GSL model? xx	Use for P	S testing? Y N	
	Test?		-	
•				
			No of vectors:	197
Description	n:			···
	output test	Ilig		······································
····				
Portions o	f Chip Tested: _			
OT CTOUR O	r outh teaced: "			
	···			
Pagg with	GFL model? XX			
	GFL model? XX	Use for P	S testing? Y N	

6.	Name:pipetest_trace	No of vectors:1074
	Description:	
	Description: Pipe testing	
	Portions of Chip Tested:	
	Pass with GFL model? XX Pass with GSL model? XX Use for Pass Fight Test?	or PS testing? Y N
	Name:	No of vectors:
	Description:	
	Portions of Chip Tested:	
	Pass with GFL model?	
		or PS testing? Y N
	Pass Fight Test?	• •
	Name:	No of Testors
•		
	Description:	
	Description:	
		
	Portions of Chip Tested:	
	Pass with GFL model?	
	Pass with GSL model? Use for Pass Fight Test?	or PS testing? Y N
	IMS Grouping within limitation?	Y N (Required for PS only)
	Tester clock frequency = 3 MHz	_
	Signals that must be glitch free:	Y N
		Ran GSL with
	.	glitch detection
	Signal Name	feature on?

	•	Y N
2		Y N
3	•	Y N
4		Y N

	Listings attached: Voltage:		
Critical Boundary	Conditions:	•	
7.4.m	.		
List critical paths Attach additional p			ort.
Moodil additional p	-Aer II Weeter	4.	
Clock Name:	$\underline{\text{Pixel_cl}}$	<u> </u>	
	report	limit (± 5%) repor	rt limit (± 8
1. Phase 1 High		165 ns	
2. Phase 2 High	162.7 ns		
3. Symmetric Cycle	325.5 ns		
4. Minimum Cycle	<u>267.4 ns</u>	<u>330 ns</u>	
Outputs			
•	Name	load (SE)	delay limit
1		_	delay limit
_			
8. <u></u> 9			
Inputs			
Signal	Name	setup	hold
		report/limi	
^			
3			
5.			
7.		_	
8.			
9.			
0.			

11. DC CHARACTERISTICS

PARAME	TERS DESCRIPTION	CONDITIONS 0 to 70	CONDITIONS -55 to +125	MIN	MAX
DATA P	AD INPUT ONLY				
VIH	Input High Voltage	1		2.0V	
VIL	Input Low Voltage				O.SV
IIL	Input Leakage	VS6 <vin<vdd< td=""><td>VB6<vin<vdd< td=""><td>-10uA</td><td>10uA</td></vin<vdd<></td></vin<vdd<>	VB6 <vin<vdd< td=""><td>-10uA</td><td>10uA</td></vin<vdd<>	-10uA	10uA
CIN	Input Capacitance				6.Opf
DATA P	AD OUTPUT ONLY				
VOH	Output High Voltage	VDD= 4.5V IOH=-2.2	VDD= 4.5V IOH=-2mA	2.47	
VOL	Output Low Voltage	VDD= 4.5V IOL≃ 6mA	VDD= 4.5V IOL= 5mA		0.47
IOZ	Output Leakage	VSS <vout<vdd< td=""><td>VBS<vout<vdd< td=""><td>-10uA</td><td>10uA</td></vout<vdd<></td></vout<vdd<>	VBS <vout<vdd< td=""><td>-10uA</td><td>10uA</td></vout<vdd<>	-10uA	10uA
	current(high Z)		•		
COUT	Output Capacitance				7.0pf
DATA P	PAD INPUT/GUTPUT				
VOH	Output High Voltage	VDD= 4.5V IOH=-2.2	VDD= 4.5V IOH=-2mA	2.4V	
VOIL .	Output High Voltage Output Low Voltage		·	2.4V	0. 4 V
VOL	Output Low Voltage	IOH=-2.2 VDD= 4.5V	IOH=-2mA VDD= 4.5V	2.4V 2.0V	0. 4 V
VIH	Output Low Voltage Input High Voltage	IOH=-2.2 VDD= 4.5V	IOH=-2mA VDD= 4.5V		0.4V 0.8V
VOL	Output Low Voltage Input High Voltage Input Low Voltage Output leakage	IOH=-2.2 VDD= 4.5V	IOH=-2mA VDD= 4.5V		0.87
VIIL VOIL	Output Low Voltage Input High Voltage Input Low Voltage	IOH=-2.2 VDD= 4.5V IOL= 6mA VSS <vout<vdd< td=""><td>IOH=-2mA VDD= 4.5V IOL= 5mA</td><td>2.0V</td><td>0.8V 10uA</td></vout<vdd<>	IOH=-2mA VDD= 4.5V IOL= 5mA	2.0V	0.8V 10uA
VOL VIH VIL IOZ	Output Low Voltage Input High Voltage Input Low Voltage Output leakage current (high Z) Input/Output Capacita	IOH=-2.2 VDD= 4.5V IOL= 6mA VSS <vout<vdd< td=""><td>IOH=-2mA VDD= 4.5V IOL= 5mA</td><td>2.0V</td><td>0.87</td></vout<vdd<>	IOH=-2mA VDD= 4.5V IOL= 5mA	2.0V	0.87
VOL. VIH VIL. 10Z	Output Low Voltage Input High Voltage Input Low Voltage Output leakage current (high Z) Input/Output Capacita	IOH=-2.2 VDD= 4.5V IOL= 6mA VSS <vout<vdd< td=""><td>IOH=-2mA VDD= 4.5V IOL= 5mA</td><td>2.0V</td><td>0.8V 10uA 7.0pf</td></vout<vdd<>	IOH=-2mA VDD= 4.5V IOL= 5mA	2.0V	0.8V 10uA 7.0pf
VOL. VIH VIL 10Z CIO	Output Low Voltage Input High Voltage Input Low Voltage Output leakage current (high Z) Input/Output Capacita PAD	IOH=-2.2 VDD= 4.5V IOL= 6mA VSS <vout<vdd< td=""><td>IOH=-2mA VDD= 4.5V IOL= 5mA</td><td>2.0V -10uA</td><td>0.8V 10uA 7.0pf</td></vout<vdd<>	IOH=-2mA VDD= 4.5V IOL= 5mA	2.0V -10uA	0.8V 10uA 7.0pf
VOIL VIH VIL 10Z CIO CLOCK VIH	Output Low Voltage Input High Voltage Input Low Voltage Output leakage current (high Z) Input/Output Capacita PAD Input High Voltage	IOH=-2.2 VDD= 4.5V IOL= 6mA VSS <vout<vdd< td=""><td>IOH=-2mA VDD= 4.5V IOL= 5mA</td><td>2.0V -10uA</td><td>0.8V 10uA 7.0pf</td></vout<vdd<>	IOH=-2mA VDD= 4.5V IOL= 5mA	2.0V -10uA	0.8V 10uA 7.0pf

NUTE: All parameters at a supply voltage of VDD = 5V \pm 10%.

2. CUSTOMER COMMER Pre-Verification		
Three sets	s of vector files are provide	d as explained belo
<u>'name'.083</u>	3 = normal vector file create	d from .089 file
<u> 'name'_tra</u>	ace 083 = trace object file	
'name tra	ce.cell 083 = collapsed trace	e file using
	apse" program.	
. Customer approv	PAT	
stomer subsequent arges imposed by sign Verification rms & Conditions	derstands that if any design changes at to this sign-off, the Customer is li Silicon Compiler Systems as agreed to a Terms & Conditions or the Prototype In addition, such changes require the aginning, which results in extended DV	able for any in either the Services he DV process to be
Customer Approx	10: Research Engeneer-	Date 8 ,30,89
. SCS APPROVAL. Pre-Verification	on Comments	
SCS Approval:	Regional Field Application Consultant	
SCS Approval:	Technical Support Team Leader	Date/

GT-VSF: SPATIAL FILTER

INTRODUCTION

The Spatial Filter chip implements a 9-point bi-symmetric filter. The purpose of this chip is to eliminate or suppress noise in the image frame through spatial filtering. The chip is designed to handle arbitrary frame sizes from 5x5 pixels upto 128x128 pixels. Frame size is determined automatically by the chip based on incoming signals and the chip is appropriately configured. The chip is also designed to handle dead pixels between consequetive rows as well as dead pixels between consequetive frames. The chip accepts a 16-bit unsigned pixel intensity as input and provides a 17-bit filtered output in sign magnitude format. Filter coefficients are loaded into the chip through the host. The host may also read back these coefficients at any time. Due to the nature of the algorithm, the chip introduces a latency of 130 clock cycles

FUNCTIONALITY

The exact I/O relation for this chip are as follows.

Let the filter coefficients be labelled as shown below and let Q be the output function of the chip.

Then,

$$Q(P_k) = A(P_{k-129} + P_{k-127} + P_{k+127} + P_{k+129}) + B(P_{k-128} + P_{k+128}) + C(P_{k-1} + P_{k+1}) + DP_k \qquad (1)$$

where,

$$P_n =$$
 The intensity of pixel n
 $Q(P_k) =$ The output intensity for pixel k

A causal form of equation (1) is:

$$Q(P_{k-129}) = A(P_{k-258} + P_{k-256} + P_{k-2} + P_k) + B(P_{k-257} + P_{k-1}) + C(P_{k-130} + P_{k-127}) + DP_{k-129}$$
 (2)

The primary function of the Spatial filter chip is to implement equation (2). Secondary requirements are listed below.

- (1). Filter coefficients must be loadable at all times.
- (2). Pixel intensities should be output every cycle after the initial latency. (3). The end of a frame should be signalled by the chip.
- (4). For the purpose of computation, frame edges behave as pixels with null intensity.

INPUT/OUTPUT

INPUTS

<u>Signal</u>	Timing	<u>Description</u>
Pixel_in[15:0]	VB(t)	Data signal denoting intensity of current pixel.
Begin_Frame_in	∀ B(t)	Active high. When active, it signals the beginning of current frame.
End_Frame_in	VB(t)	Active high. When active, it signals the end of current frame.
Begin_Row_in	V B(t)	Active high. When active, it signals the start of current row.
End_Row_in	∨ B(t)	Active high. When active, it signals the end of current row.
Reset	VB(t)	Active high. When active, it resets the chip.
Pixel_clk	N/A	Clock signal.
Addr[7:0]	V B(t)	Host address bus.
Ios	VB(t)	Host control signal for read/write interface.
Chip_Id[3:0]	VB(t)	4-bit Chip Id. Used to select chip.
Dev_select[3:0]	VB(t)	Host signal. Selects the chip if it matches chip-id
Ode	V B(t)	Output device enable. Host control signal.

OUTPUTS

Signal	Timing	Description
Signai	1 111111112	Describuon

Pixel_out[15:0]	PROP	Data signal denoting intensity of pixel after filtering.
Begin_Frame_out	SB(t)	Active high. When active, it signals the beginning of current frame.
End_Frame_out	SB(t)	Active high. When active, it signals the end of current frame.
Begin_Row_out	SB(t)	Active high. When active, it signals the start of current row.
End_Row_out	SB(t)	Active high. When active, it signals the end of current row.

BI-DIRECTIONAL

Data[15:0] SB(4)/VB(4) Host data bus. Used to read and write to chip.

CHIP DESIGN

The chip is composed of the following major components

<u>Pipe</u>: This is a 129 stage memory structure that stores incoming pixel intensities and makes them available to the computational element of the chip at the appropriate time. The pipe also contains control circuitry to determine the size of the incoming image frame and configures itself appropriately. This frame size is held constant till the chip is reset.

sumA: A simple computational module that adds the intensities that are to be multiplied by weight A.

$$sumA := P_k + P_{k-2} + P_{k-256} + P_{k-258}$$

sumB: This module adds the intensities that are to be multiplied by weight B.

$$sumB := P_{k-1} + P_{k-257}$$

sumC: This module adds the intensities that are to be multiplied by weight C.

$$sumC := P_{k-129} + P_{k-127}$$

multA: This module multiplies the output of sumA by coefficient A.

multB: This module multiplies the output of sumB by coefficient B.

multC: This module multiplies the output of sumC by coefficient C.

<u>multD</u>: This module multiplies P_{k-128} by coefficient D.

Output: This module adds the outputs from multA, multB, multC and multD, converts the result to sign magnitude form and sets the output to maximum intensity if overflow occurs.

<u>Host Interface</u>: This module provides the circuitry required to interface with a fast host. The interface is designed to handle a host whose clock speed is an integer multiple of the chip clock speed.

<u>Control</u>: This module provides address decoding, sequencing and other related features. Control signals to all of the above blocks are generated by this module.

LAYOUT, TIMING & POWER DISSIPATION

The design is implemented in NCR 1.0 micron VLSI process. The die size for this chip is 335x311 sq. mils. Preliminary timing figures show a cycle time of 275ns. Power dissipation is 0.8 Watts.

FUNCTIONAL TEST

The design was successfully tested with various image frames. The frames used are listed below.

	Frame size	Туре
	5x5	Normal pixel intensities.
	10x10	Very high pixel intensities.
	10x10	Negative pixel intensities.
	128x10	Normal pixel intensities.
	128x128	Normal pixel intensities.
Scene	19x17x2	Dead pixels between frames. Second frame with very high pixel values.
	10x10	Dead pixels between rows.

PACKAGING

The chip uses a 100 pin Ceramic Pin Grid Array.


```
Pin Description of Spatial Filter Chip (GT-VSF)
PAD_TYPE
                                                        TIMING
                          SIGNAL_NAME
PIN # ABBREVIATED NAME
                                         _____
                                         VDD CORNER
                          VDD
   1 VDD
                                        DATA IO
                                                        SB/VB
                          Data[5]
   2 Data[5]
                                                        SB/VB
                          Data[6]
                                        DATA IO
   3 Data[6]
                                                        SB/VB
                                         DATA IO
                          Data[7]
   4 Data[7]
                                                        SB/VB
                                        DATA IO
   5 Data[8]
                          Data[8]
                                        DATA IO
                                                        SB/VB
                          Data[9]
   6
     Data[9]
                                                        SB/VB
                                        DATA IO
   7
      Data[10]
                          Data[10]
                                                        SB/VB
                                        DATA IO
   8
      Data[11]
                          Data[11]
                                         DATA IO
                                                        SB/VB
                          Data[12]
   9 Data[12]
  10 Data[13]
11 Data[14]
                                         DATA IO
                                                        SB/VB
                          Data[13]
                                                        SB/VB
                                         DATA IO
                          Data[14]
                                                        SB/VB
                          Data[15]
                                         DATA IO
  12 Data[15]
                          Pixel_in[0]
Pixel_in[1]
                                         DATA IN
                                                        VB
  13 Pxl_in[0]
                                         DATA IN
                                                        VB
  14 Pxl_in[1]
                          Pixel_in[2]
                                         DATA IN
                                                        VB
   15 Pxl_in[2]
                          Pixel_in[3]
                                         DATA IN
                                                        VB
   16 Pxl_in[3]
                          Pixel_in[4]
                                         DATA IN
                                                        VB
   17 Pxl_in[4]
                                         DATA IN
                                                        VΒ
   18 Pxl_in[5]
                          Pixel_in[5]
                          Pixel_in[6]
                                         DATA IN
                                                        VB
   19 Pxl_in[6]
                                         DATA IN
   20 Pxl_in[7]
                          Pixel_in[7]
                                         VSS RING
                          VSS
   21 VSS
                                         DATA IN
                                                        VB
                          Pixel_in[8]
   22 Pxl in[8]
                                         DATA IN
                                                        VB
                          Pixel_in[9]
   23 Pxl in[9]
                                         DATA IN
                                                        VΒ
                          Pixel_in[10]
   24 Pxl in[10]
                          VSS
                                         VSS CORE
   25 VSS
                                         VSS CORNER
                          VSS
   26 VSS
                                                        VΒ
                                         DATA IN
   27 Pxl in[11]
                          Pixel in[11]
                                         DATA IN
                                                        VB
                          Pixel in[12]
   28 Pxl in[12]
                                         DATA IN
                                                        VB
   29 Pxl in[13]
                          Pixel in[13]
                                                        VB
                                         DATA IN
   30 Pxl in[14]
                          Pixel in[14]
                                                        VΒ
   31 Pxl_in[15]
                          Pixel_in[15]
                                         DATA IN
                          Multtest
                                         DATA IN
   32 Multtest
                          VDD
                                         VDD RING
   33
      VDD
                                         DATA IN
                                                        VB
   34 Addtest
                          Addertest
   35 VDD
                          VDD
                                         VDD CLOCK
                                         VSS CLOCK
   36 VSS
                          VSS
   37
                          Pixel_clk
                                         CLOCK
      Pxl Clk
   38 VDD
                                         VDD CORE
                          VDD
   39 N reset
                                                        WA
                                         DATA IN
                          N reset
                          End_row_in
                                         DATA IN
                                                        VB
   40 Erow_in
     Brow_in
                                         DATA IN
                                                        VB
   41
                          Begin_row_in
                          VSS
                                         VSS RING
   42 VSS
                                                        VB
   43 Bfrm_in
                          Begin frame in DATA IN
                          End frame in
                                         DATA IN
                                                        VB
   44 Efrm_in
                          Begin_frame_out DATA OUT
                                                        SB
   45 Bfrm_out
                          End frame out
                                         DATA OUT
                                                        SB
   46 Efrm out
                                         DATA OUT
                                                        SB
                          Begin_row_out
     Brow out
   47
                          0de
                                         DATA IN
   48 Ode
   49 -
   50 -
                          VDD
                                         VDD CORNER
   51 VDD
                                         DATA IN
                                                        VB
                          Ios
   52 Ios
                                         DATA OUT
                                                        SB
                          DR_n_aDR
   53 DR n aDR
                                         DATA OUT
                                                        SB
                          End_row_out
   54 Erow out
                          Host_addr[4]
                                         DATA IN
                                                        VB
   55 Host_adr[4]
                          Host addr[3]
                                         DATA IN
                                                        VB
   56
     Host_adr[3]
                                         DATA IN
                                                        VB
   57
      Host_adr[2]
                          Host_addr[2]
                                                        VB
                          Host_addr[1]
                                         DATA IN
     Host_adr[1]
```

gt_vsf	.pindesc	Tue :	Jul 17 12:19:53	1990	2
59	Host_adr[0]		Host addr[0]	DATA IN	VB
60	Dev sel[0]		Dev select[0]	DATA IN	VB
61	Dev sel[1]		Dev select[1]	DATA IN	VB
62	Dev sel[2]		Dev select[2]	DATA IN	VB
63	Dev sel[3]		Dev_select[3]	DATA IN	VB
64	Pix lsb[2]		Pix lsb[2]	DATA OUT	SB
65	Pix lsb[1]		Pix lsb[1]	DATA OUT	SB
66	Pix lsb[0]		Pix lsb[0]	DATA OUT	SB
67	VDD		VDD_	VDD RING	
68	Pix msb[2]		Pix msb[2]	DATA OUT	SB
69	Pix msb[1]		Pix msb[1]	DATA OUT	SB
70	Pix msb[0]		Pix msb[0]	DATA OUT	SB
71	Chip id[3]		Chip id[3]	DATA IN	VB
72	Chip_id[2]		Chip_id[2]	DATA IN	VB
73	Chip_id[1]		Chip_id[1]	DATA IN	VB
74	Chip id[0]		Chip id[0]	DATA IN	VB
75	Sign		Sign	DATA OUT	SB
76	vss		VSS	VSS CORNE	R
77	VDD		VDD	VDD CORNE	R
78	Pxl out[0]		Pixel_out[0]	DATA OUT	SB
79	Pxl out[1]		Pixel_out[1]	DATA OUT	SB
80	Pxl out[2]		Pixel_out[2]	DATA OUT	SB
81	Pxl_out[3]		Pixel_out[3]	DATA OUT	SB
82	Pxl_out[4]		Pixel_out[4]	DATA OUT	SB
83	Pxl_out[5]		Pixel_out[5]	DATA OUT	SB
84	Pxl_out[6]		Pixel_out[6]	DATA OUT	SB
85	Pxl_out[7]		Pixel_out[7]	DATA OUT	SB
86	VDD_		VDD	VDD RING	
87	Pxl_out[8]		Pixel_out[8]	DATA OUT	SB
88	Pxl_out[9]		Pixel_out[9]	DATA OUT	SB
89	Pxl_out[10]		Pixel_out[10]	DATA OUT	SB
90	Pxl_out[11]		Pixel_out[11]	DATA OUT	SB
91	Pxl_out[12]		Pixel_out[12]	DATA OUT	SB
92	Pxl_out[13]		Pixel_out[13]	DATA OUT	SB
93	VSS		VSS	VSS RING	
94	Pxl_out[14]		Pixel_out[14]	DATA OUT	SB
95	Pxl_out[15]		Pixel_out[15]	DATA OUT	SB
96	Data[0]		Data[0]	DATA IO	SB/VB
97	Data[1]		Data[1]	DATA IO	SB/VB
98	Data[2]		Data[2]	DATA IO	SB/VB
99	Data[3]		Data[3]	DATA IO	SB/VB
100	Data[5]		Data[4]	DATA IO	SB/VB

Note:

TIMING = SB/VB means the bidirectional pad has SB output timing and (1) VB input timing.

TIMING = WA means valid at both clock phases, VA and VB.



Schematic of data-flow pipe









Fig. 1 /SFILTER/PIPE


















/SFILTER/PIPE/CONTROL




/SFILTER/PIPE/CONTROL/LATCHES








Schematic of pipe/control (page 2/2)





Schematic of pipe/control (page 1/2)






Fig. 3 /SFILTER/MULTA



sfilter/multA/mult

Fig. 3A



2f /SFILTER/multA/add






Fig. 4 /SFILTER/MULTB



नित् ५४ sfilter/multB/mult



/SFILTER/multB/add

8t 614






Fig. 5 /SFILTER/MULTC



sfilter/multC/mult

AN OBS



Tog 58 /SFILTER/multC/add




Fig. 6 /SFILTER/MULTD





Fig 6A sfilter/multD/mult



Trg 618 /SFILTER/multD/add





Fig. 8 /SFILTER/HOST-INTERFACE








Fig 81 sfilter/host-interface/wr-ctrl





 $\mathcal{L}_{\mathcal{L}_{\xi}}$ \$B sfilter/host-interface/rd-ctrl






fig 25 sfilter/host-interface/dr-ctrl










Fig 8 p sfilter/host-interface/output













Fig. 9 /SFILTER/CONTROL















sfilter/control/state-machine













SFILTER/CONTROL/decoders (page 1)





SFILTER/CONTROL/decoders (page 2)
















$$\begin{split} s_0 &= (\overline{y}_1 \, \overline{y}_0 \, b_{r_{k-1}} + \, \overline{y}_0 \, e \,) \, \, reset \\ r_0 &= reset \, + \, b_f \, + \, y_1 \, y_0 \, b_{r_{k-1}} + \, \overline{y}_1 \, y_0 \, e_r \\ s_1 &= r_1 \, \widehat{\ } \{ (y_1 \, \overline{y}_0 \, \big)_{k-1} (\overline{y}_1 \, \overline{y}_0 \, \big)_k \, e_r \} \\ r &= reset \, + \, b \, + \, end-frame-in \, \, (last-row) \end{split}$$



Schematic of state-mach block



Schematic of state-mach

```
INFO: Selecting last corner used - 'GUARANTEED'
Operating condition changed: 60 deg C and 5.00v
  CLOCKS
Phase 1 High =
                   75.8ns
                             Phase 2 High =
                                              117.5 ns
Cycle (Ph1) =
                              Cycle (Ph2) =
                114.7ns
                                               142.6ns
Minimum Cycle Time =
                                     Symmetric Cycle Time =
                        193.3ns
 ** Minimum Phase 1 High Time =
                                    75.8 ns (clockdelay:9.1ns (84.9-75.8))
                                fall
                                           84.9
pipe/mem1/fifo1/(internal)
                                           74.6
                                rise
pipe/mem1/fifo1/read_fifo1
                                   rise
                                              74.5
pipe/control/logic/read fifo1
pipe/control/logic/read_fifo1'
                                    rise
                                               63.5
                                     fall
                                               62.9
pipe/control/logic/GB.LP.I_220
                                              61.8
pipe/control/logic/read_fifo2
                                    rise
pipe/control/logic/read_fifo2'
                                    rise
                                             . 33.6
pipe/control/logic/GB.LP.I_265
                                     fall
                                               31.7
pipe/control/logic/valid_pixel
                                     rise
                                               31.1
                                     rise
                                               14.3
<pe/control/logic/valid_pixel'
                                     rise
                                               11.6
pipe/control/logic/GB.LP.I 139
                                               11.2
pipe/control/logic/GB.LP.I_165
pipe/control/logic/PHASE_A
                                rise
                                            9.6
                                      8.0
    pixelclk/PHASE A
                          rise
           pixel_clk
                          rise
                                      0.0
                                    117.5 ns (clockdelay: 4.6ns (122.1-117.5))
 ** Minimum Phase 2 High Time =
multD/coeff_bank/(internal)
                                 fall
                                           122.1
                                rise
                                          120.7
multD/coeff bank/A_ADDR[1]
                                    120.5
control/read addr[1]
                          rise
control/read addr[1]'
                           rise
                                      56.4
 control/GB.LP.I_248
                          fall
                                     50.0
        control/read
                          rise
                                     49.0
 host_interface/read
                          rise
                                     48.4
                          rise
                                    15.3
host interface/read'
host_interface/GB.LP.I_298
                                fall
                                           14.3
host_interface/GB.LP.I_152
                                rise
                                           12.8
host_interface/GB.LP.I_161
                                           10.4
                                fall
host_interface/GB.LP.I_290
                                rise
                                            9.8
                                            7.8
host interface/GB.LP.I 155
                                fall
host_interface/id[2]
                          fall
                                      5.4
  chip_id[2]/chip_id
                          fall
                                      5.1
                          fall
                                      3.6
 chip_id[2]/chip_id'
                          fall
                                      0.0
          Chip_id[2]
                                  114.7 ns (clockdelay: 9.4ns (124.0-114.7))
 ** Minimum Cycle (Ph1) Time =
multB/coeff_bank/225
                                 124.0
                                 fall
*multB/coeff_bank/(internal)
                                          122.1
multB/coeff bank/A ADDR[1]
                              rise
                                        121.7
control/read_addr[1]
                        rise
                                 121.4
control/read_addr[1]'
                                    57.3
                         rise
 control/GB.LP.I_248
                        fall
                                  51.0
        control/read
                        rise
                                  50.0
 host interface/read
                        rise
                                  49.4
host_interface/read'
                        rise
                                  16.2
host_interface/GB.LP.I_298
                              fall
                                         15.2
host_interface/GB.LP.I_61
                             rise
                                        13.4
```

rise

10.7

8.8

host interface/GB.LP.I_262

host interface/PHASE_A

```
8.0
    pixelclk/PHASE A
                        rise
                        rise
                                    0.0
           pixel clk
                                   142.6 ns (clockdelay:8.3ns (151.0-142.6))
 ** Minimum Cycle (Ph2) Time =
                                fall
                                          151.0
multD/coeff_bank/(internal)
                                         150.5
multD/coeff_bank/A_ADDR[1]
                               rise
control/read_addr[1]
                                  150.3
                                    86.1
control/read_addr[1]'
                          rise
                        fall
                                   79.8
 control/GB.LP.I 248
        control/read
                        rise
                                   78.8
 host_interface/read
                                   78.2
                        rise
host_interface/read'
                        rise
                                   45.1
host_interface/GB.LP.I_298
                               fall
                                          44.0
                              rise
                                         42.3
host interface/GB.LP.I_61
                                          39.8
*host_interface/(internal)
                               fall
host_interface/GB.LP.I_54
                              rise
                                         39.6
host interface/GB.LP.I_71
                              fall
                                         37.4
                              fall
                                         35.0
host interface/GB.LP.I 68
host_interface/GB.LP.I_274
                               rise
                                          34.4
                                          33.1
host interface/GB.LP.I 159
                               fall
host_interface/GB.LP.I_276
                               rise
                                          32.2
host_interface/data_dis
                            fall
                                       31.0
                             fall
                                        16.8
host_interface/data_dis'
host interface/GB.LP.I_149
                               rise
                                          15.7
host_interface/GB.LP.I_294
                                          13.8
                               fall
host_interface/GB.LP.I_152
                                          12.8
                               rise
                                          10.4
                               fall
host_interface/GB.LP.I_161
                                           9.8
host_interface/GB.LP.I_290
                               rise
host_interface/GB.LP.I_155
                               fall
                                           7.8
host interface/id[2]
                        fall
                                    5.4
                         fall
                                    5.1
  chip_id[2]/chip_id
                         fall
                                    3.6
 chip_id[2]/chip_id'
                                    0.0
           Chip id[2]
                         fall
tv clkrpt() DONE
CLOCK PERIOD VIOLATIONS: 0
tv_verify_clk() DONE
  BACK
  SETUP HOLD
                                                 Phase_2
  Input name
                            Phase 1
                         (setup) (hold)
                                              (setup) (hold)
            Addertest
                                                 7.1
                                                         -1.3)
                                                 4.7
                                                          1.2)
      Begin_frame_in
                                                 5.7
                                                          1.2)
        Begin_row_in
                                               116.0
                                                         -6.5)
           Chip_id[0]
                                                         -6.9)
           Chip_id[1]
                                               116.4
           Chip_id[2]
                                               117.5
                                                         -8.0)
                                                         -5.1)
                                               114.5
           Chip_id[3]
                                                -1.0
                                                          3.3)
              Data[0]
                                                -0.2
                                                          2.1)
             Data[10]
                                                -0.1
                                                          1.9)
             Data[11]
                                                -0.2
                                                          2.1)
             Data[12]
                                                -0.8
                                                          2.9)
             Data[13]
                                                -0.3
                                                          2.3)
             Data[14]
```

```
-0.4
                                                                    2.3)
                                            ---)
               Data[15]
                                                                   2.8)
                                                        -0.6
                Data[1]
                                                        -0.7
                                                                    2.9)
                Data[2]
                                                                    2.8)
                                                        -0.6
                Data[3]
                                                        -0.6
                                                                    2.8)
                Data[4]
                                                        -0.2
                                                                    2.2)
                Data[5]
                                                        -0.2
                                                                    2.2)
                Data[6]
                                                        -0.5
                                                                    2.5)
                Data[7]
                                                        -0.4
                                                                    2.4)
                Data[8]
                                                                   2.2)
                                                        -0.3
                Data[9]
                                                                  -6.5)
                                                       115.6
         Dev_select[0]
                                                                   -7.0)
         Dev_select[1]
                                                       116.1
                                                                  -7.1)
                                                       116.3
         Dev_select[2]
                                                       113.5
                                                                  -4.4)
         Dev_select[3]
                                                         6.7
                                                                  -1.8)
          End frame_in
                                                        15.0
                                                                   0.2)
            End row in
                                                                    3.5)
                                                        -0.3
          Host addr[0]
                                                                    3.5)
                                                        -0.2
          Host addr[1]
                                                        -0.3
                                                                    3.5)
          Host_addr[2]
          Host_addr[3]
                                                        -0.5
                                                                    3.8)
                                                         0.1
                                                                    3.2)
          Host addr[4]
                                              --)
                                                         1.9
                                                                    1.9)
                     Ios
                                                        47.1
                                                                   -6.6)
               Multtest
                                  ___
                                            __-)
                                                                 -10.5)
                                         -16.1)
                                                        20.8
                                 21.2
                N reset
                                                                    0.3)
                                            ---)
                                                       107.8
                     Ode
                                                                    4.9)
                                                        -1.2
           Pixel in[0]
                                                        -0.9
                                                                    4.6)
          Pixel in[10]
                                                        -0.8
                                                                    4.5)
          Pixel in[11]
                                                        -0.4
                                                                    4.1)
          Pixel in[12]
          Pixel_in[13]
Pixel_in[14]
                                                        -0.1
                                                                    3.8)
                                              --)
                                             ---)
                                                        -0.6
                                                                    4.2)
                                              --)
                                                        -0.4
                                                                    4.0)
          Pixel in[15]
                                                        -1.6
                                                                    5.3)
           Pixel in[1]
                                                                    4.9)
                                                        -1.2
           Pixel_in[2]
                                                        -1.3
                                                                    5.0)
           Pixel_in[3]
                                                                    5.3)
                                                        -1.5
           Pixel_in[4]
                                                        -1.3
                                                                    5.1)
           Pixel in[5]
                                                                    4.9)
                                                        -1.1
           Pixel_in[6]
                                                        -1.2
                                                                    4.9)
           Pixel_in[7]
                                                        -1.1
                                                                    4.8)
           Pixel_in[8]
                                                        -1.0
                                                                    4.7)
           Pixel_in[9]
tv input() DONE
   BACK
   OUTPUT_DELAY
                                                                                       ---) (loa
                                                          (min2=
                                                                      --- max2=
                                 25.8 max1=
                                                 44.6)
Begin frame_out
                      (minl=
                                                                      --- max2=
                                                                                             (loa
                                 31.3 \text{ max1} =
                                                 50.1)
                                                          (min2=
                      (minl=
   Begin_row_out
                                                                     19.6 max2=
                                                                                      26.3)
                                                 31.7)
                                                          (min2=
                                                                                             (loa
                                 19.6 \text{ max1} =
                      (min1=
         DR n aDR
                                                          (min2=
                                                                      0.0 \text{ max2} =
                                                                                      43.2)
                                                                                             (loa
                                  0.0 \text{ max1} =
                                                 43.2)
          Data[0]
                      (min1=
                                                                                      43.0)
                                                                                             (loa
                                                                      0.0 \text{ max2}=
                                  0.0 \text{ max1}=
                                                 43.0)
                                                          (min2=
         Data[10]
                      (min1=
                                                                                      43.0)
                                                 43.0)
                                                                      0.0 \text{ max2} =
                                                                                             (loa
                                                          (min2=
                      (min1=
                                  0.0 \text{ max1}=
         Data[11]
                                                                                      43.0)
                                                                                             (loa
                                                          (min2=
                                                                      0.0 \text{ max2} =
                                  0.0 \text{ max1} =
                                                 43.0)
         Data[12]
                      (min1=
                                                                      0.0 \text{ max2} =
                                                                                      42.9)
                                                                                             (loa
                                                 42.9)
                                                          (min2=
                      (min1=
                                  0.0 max1=
         Data[13]
                                                                                      42.9)
                                                                                             (loa
                                                                      0.0 \text{ max2} =
                                  0.0 max1=
                                                 42.9)
                                                          (min2=
         Data[14]
                      (min1=
                                                                                      42.9)
                                                 42.9)
                                                          (min2=
                                                                      0.0 \text{ max2} =
                                                                                             (loa
                                  0.0 \text{ max1} =
                      (min1=
         Data[15]
                                                                      0.0 \text{ max2} =
                                                                                      43.2)
                                                                                             (loa
                                                          (min2=
                                  0.0 \text{ max1} =
                                                 43.2)
          Data[1]
                      (min1=
                                                          (min2=
                                                                                      43.2)
                                                                                            (loa
                                                                      0.0 \text{ max2}=
```

43.2)

0.0 max1=

(min1=

Data[2]

()

```
43.2) (loa
                                                                 0.0 \text{ max2}=
                                                      (min2=
                    (min1=
                               0.0 \text{ max1}=
                                             43.2)
         Data[3]
                                                                                43.2) (loa
                                                                 0.0 \text{ max2}=
         Data[4]
                               0.0 \text{ max1}=
                                             43.2)
                                                      (min2=
                    (min1=
                                                                                43.1) (loa
                                                                 0.0 \text{ max2}=
                               0.0 \text{ max1}=
                                             43.1)
                                                      (min2=
                    (min1=
         Data[5]
                                                                                43.1) (loa
                                             43.1)
                                                      (min2=
                                                                 0.0 \text{ max2}=
                               0.0 \text{ max1}=
         Data[6]
                    (min1=
                                                      (min2=
                                                                 0.0 \text{ max2}=
                                                                                43.1) (loa
                               0.0 \text{ max1}=
                                             43.1)
                    (min1=
         Data[7]
                                                                 0.0 \text{ max2} =
                                                                                43.1) (loa
                                                      (min2=
                               0.0 \text{ max1}=
                                             43.1)
                    (min1=
         Data[8]
                                                                                43.0) (loa
                                                                 0.0 \text{ max2}=
                                                      (min2=
                                             43.0)
         Data[9]
                    (min1=
                               0.0 \text{ max1}=
                                                                                 ---) (loa
                                                                 --- max2=
                                             32.8)
                                                      (min2=
  End_frame_out
                    (min1=
                              26.2 \text{ max1} =
                                                                                 ---) (loa
                                                                 --- max2=
                                                      (min2=
                    (min1=
                              28.8 max1=
                                             35.8)
    End_row_out
                                                                30.9 \text{ max2} =
                                                                               168.3) (loa
                    (min1=
                              30.9 \text{ max1} =
                                            188.5)
                                                      (min2=
     Pix lsb[0]
                                                                               168.4) (loa
                                                                31.0 \text{ max2} =
                              31.0 max1=
                                            188.6)
                                                      (min2=
     Pix lsb[1]
                    (minl=
                                                                               168.6) (loa
                                                                31.1 \text{ max2} =
                                                      (min2=
                              31.1 max1=
                                            188.7)
     Pix lsb[2]
                    (min1=
                                                      (min2=
                                                                30.3 \text{ max2} =
                                                                               168.9) (loa
                                            189.1)
                              30.3 \text{ max1} =
                    (min1=
     Pix_msb[0]
                                                                30.3 \text{ max2} =
                                                                               170.1) (loa
                                                      (min2=
                    (min1=
                              30.3 \text{ max1} =
                                            190.2)
     Pix msb[1]
                                                                               170.9) (loa
                                                      (min2=
                                                                30.4 \text{ max2} =
                              30.4 \text{ max1} =
                                            191.1)
     Pix msb[2]
                    (minl=
                                                      (min2=
                                                                               166.8) (loa
                                            186.9)
                                                                29.6 max2=
   Pixel_out[0]
                    (min1=
                              29.6 \text{ max1} =
                                                                               166.4) (loa
                                            186.6)
                                                                29.3 max2=
                    (min1=
                              29.3 max1=
                                                      (min2=
  Pixel_out[10]
                                                      (min2=
                                                                28.9 max2=
                                                                               166.0) (loa
                    (min1=
                              28.9 max1=
                                            186.1)
  Pixel out[11]
                                                      (min2=
                                                                28.5 max2=
                                                                               165.4) (loa
                                            185.6)
                    (min1=
                              28.5 \text{ max1}=
  Pixel out[12]
                                                                               165.3) (loa
                                                      (min2=
                                                                28.4 max2=
                                            185.5)
                              28.4 max1=
  Pixel out[13]
                    (min1=
                                                                28.3 \text{ max2} =
                                                                               165.1) (loa
                                                      (min2=
                                            185.3)
                    (min1=
                              28.3 \text{ max1} =
  Pixel out[14]
                                                                               166.1) (loa
                                                                28.2 max2=
                                                      (min2=
                              28.2 \text{ max1} =
                                            186.3)
  Pixel_out[15]
                    (min1=
                                                                29.5 max2=
                                                                               166.7) (loa
                                                      (min2=
   Pixel_out[1]
                    (min1=
                              29.5 max1=
                                            186.9)
                                                                               167.8) (loa
                                                      (min2=
                                                                30.4 \text{ max2} =
                    (min1=
                              30.4 \text{ max1}=
                                            187.9)
   Pixel_out[2]
                                                      (min2=
                                                                               167.4) (loa
                                            187.5)
                                                                30.0 \text{ max2} =
   Pixel out[3]
                    (min1=
                              30.0 \text{ max1}=
                                                                               167.2) (loa
                                                                29.9 \text{ max}2=
   Pixel out[4]
                    (min1=
                              29.9 max1=
                                            187.4)
                                                      (min2=
                                                      (min2= 29.8 max2=
                                                                               167.1) (loa
                              29.8 max1=
                                            187.2)
   Pixel_out[5]
                    (min1=
                                                                29.7 \text{ max2} =
                                                      (min2=
                                                                               166.9) (loa
                                            187.1)
                              29.7 \text{ max1} =
   Pixel_out[6]
                    (min1=
                                                      (min2=
                                                                29.6 max2=
                                                                               166.8) (loa
                                            187.0)
                              29.6 \text{ max1} =
                    (min1=
   Pixel out[7]
                                                                29.5 \text{ max2} =
                                                                               166.7) (loa
                                            186.8)
                                                      (min2=
   Pixel_out[8]
                    (minl=
                              29.5 \text{ max1} =
                                                                               166.5) (loa
                                                                29.4 \text{ max2} =
                    (min1=
                                                      (min2=
                              29.4 \text{ max1} =
                                            186.7)
   Pixel out[9]
                    (min1=
                                                                51.9 \text{ max2} =
                                                                               134.6) (loa
                                                      (min2=
                              51.9 \text{ max1} =
                                            154.7)
            Sign
tv_output() DONE
  BACK
  VIOLATIONS
INPUT VIOLATIONS: 0
tv_verify_input() DONE
OUTPUT VIOLATIONS: 0
tv verify output() DONE
Internal hold time check (Margin=1.7ns)
INFO: 4814 Phase 1 latches checked; 0 violations detected
INFO: 4966 Phase 2 latches checked; 0 violations detected
INFO: No internal hold time violations detected.
Internal hold time check done.
NO VIOLATIONS.
INFO:Selecting last corner used - 'GUARANTEED'
Operating condition changed: 150 deg C and 4.50v
  CLOCKS
Key Parameters (set 122) Modified
                                 Phase 2 High =
Phase 1 High =
                   104.7ns
                                                   162.7 ns
                                  Cycle (Ph2) =
Cycle (Ph1) =
                   158.8ns
                                                     197.3ns
Minimum Cycle Time = 267.4ns
                                          Symmetric Cycle Time =
                                                                        325.5ns
```

```
104.7 ns (clockdelay:12.5ns (117.2-104.7))
 ** Minimum Phase 1 High Time =
pipe/mem1/fifo1/(internal)
                                 fall
                                          117.2
                                 rise
                                          103.2
pipe/mem1/fifo1/read_fifo1
                                             103.0
                                    rise
pipe/control/logic/read_fifo1
pipe/control/logic/read_fifo1'
                                     rise
                                                87.7
                                     fall
                                                87.0
pipe/control/logic/GB.LP.I_220
                                               85.5
pipe/control/logic/read_fifo2
                                    rise
                                                46.3
pipe/control/logic/read_fifo2'
                                     rise
pipe/control/logic/GB.LP.I_265
                                     fall
                                                43.6
                                                42.8
pipe/control/logic/valid_pixel
                                     rise
                                                19.6
<pe/control/logic/valid_pixel'
                                     rise
                                     rise
                                                15.9
pipe/control/logic/GB.LP.I_139
                                     fall
                                                15.3
pipe/control/logic/GB.LP.I_165
                                            13.2
                                 rise
pipe/control/logic/PHASE_A
    pixelclk/PHASE_A
                          rise
                                     11.0
                                      0.0
                          rise
           pixel clk
 ** Minimum Phase 2 High Time =
                                    162.7 ns (clockdelay: 6.3ns (169.1-162.7))
multD/coeff_bank/(internal)
                                  fall
                                            169.1
                                          167.3
multD/coeff bank/A ADDR[1]
                                 rise
                                    166.9
control/read addr[1]
                          rise
control/read addr[1]'
                           rise
                                      77.9
                                     69.2
                          fall
 control/GB.LP.I 248
                                     67.8
                          rise
        control/read
                          rise
                                     67.0
 host interface/read
                                     21.0
host_interface/read'
                          rise
                                            19.6
host_interface/GB.LP.I_298
                                 fall
host_interface/GB.LP.I_152
                                            17.6
                                 rise
host_interface/GB.LP.I_161
                                 fall
                                            14.3
                                            13.5
                                 rise
host interface/GB.LP.I 290
                                 fall
                                            10.7
host interface/GB.LP.I_155
                                      7.4
                          fall
host_interface/id[2]
                                      7.0
  chip_id[2]/chip_id
                           fall
 chip_id[2]/chip_id'
                          fall
                                      4.9
                                      0.0
          Chip_id[2]
                           fall
 ** Minimum Cycle (Ph1) Time =
                                   158.8 ns (clockdelay:12.9ns (171.7-158.8))
                        fall
                                  171.7
multB/coeff bank/225
                                           169.1
*multB/coeff_bank/(internal)
                                 fall
multB/coeff_bank/A_ADDR[1]
                               rise
                                        168.5
                                  168.2
control/read_addr[1]
                        rise
                                    79.2
control/read_addr[1]'
                         rise
                                   70.4
                        fall
 control/GB.LP.I 248
                                   69.0
        control/read
                                   68.2
 host interface/read
                        rise
host_interface/read'
                                   22.2
                        rise
host_interface/GB.LP.I_298
                               fall
                                         20.8
                              rise
                                        18.4
host interface/GB.LP.I 61
host_interface/GB.LP.I_262
host_interface/PHASE A
                                     12.2
                          rise
    pixelclk/PHASE A
                        rise
                                   11.0
           pixel_clk
                        rise
                                    0.0
 ** Minimum Cycle (Ph2) Time =
                                   197.3 ns (clockdelay:11.5ns (208.8-197.3))
multD/coeff_bank/(internal)
                                fall
                                         208.8
                                        208.2
                               rise
multD/coeff_bank/A_ADDR[1]
                                  207.9
control/read_addr[1]
                        rise
control/read addr[1]'
                         rise
                                   118.9
                                  110.1
 control/GB.LP.I 248
                        fall
```

```
rise
                                    108.7
         control/read
                          rise
                                    107.9
 host interface/read
                                     61.9
host_interface/read'
                          rise
host_interface/GB.LP.I_298
                                            60.5
                                fall
                               rise
                                          58.1
host interface/GB.LP.I_61
                                           54.7
                                fall
 *host interface/(internal)
                                          54.4
host interface/GB.LP.I_54
                               rise
host_interface/GB.LP.I_71
                               fall
                                          51.4
host_interface/GB.LP.I_68
                               fall
                                          48.2
                                rise
                                            47.4
host_interface/GB.LP.I_274
                                 fall
                                            45.7
host interface/GB.LP.I 159
                                            44.5
host_interface/GB.LP.I_276
                                rise
                                        42.7
                             fall
host_interface/data_dis
                                         23.0
                              fall
host interface/data_dis'
                                            21.6
host_interface/GB.LP.I_149
                                rise
host_interface/GB.LP.I_294
                                            19.0
                                 fall
host_interface/GB.LP.I_152
                                rise
                                            17.6
host_interface/GB.LP.I_161
                                            14.3
                                 fall
                                rise
                                            13.5
host interface/GB.LP.I_290
                                 fall
                                            10.7
 host interface/GB.LP.I 155
                                      7.4
 host interface/id[2]
                          fall
                                      7.0
   chip_id[2]/chip_id
                          fall
                                      4.9
  chip_id[2]/chip_id'
                          fall
                                      0.0
            Chip_id[2]
                          fall
 tv_clkrpt() DONE
 CLOCK PERIOD VIOLATIONS: 0
 tv_verify_clk() DONE
   SETUP_HOLD
)
                                                   Phase 2
   Input name
                             Phase 1
                                                (setup) (hold)
                          (setup) (hold)
                                                   9.4
                                                           -1.8)
             Addertest
                                                            1.6)
                                                   6.2
       Begin frame in
                                                   7.9
                                                            1.6)
          Begin row in
                                                 160.7
                                                           -8.8)
            Chip_id[0]
                                                 161.2
                                                           -9.4)
            Chip_id[1]
                                                          -10.9)
                                                 162.7
            Chip_id[2]
                                                 158.7
                                                           -7.0)
            Chip_id[3]
                                                            4.5)
                                                  -1.4
               Data[0]
                                                  -0.3
                                                            2.9)
              Data[10]
                                                  -0.2
                                                            2.6)
              Data[11]
                                                  -0.3
                                                            2.9)
              Data[12]
                                                            3.9)
              Data[13]
                                                  -1.1
                                                            3.1)
                                                  -0.5
              Data[14]
                                                  -0.6
                                                            3.2)
              Data[15]
                                                            3.8)
                                                  -0.8
               Data[1]
                                                            4.0)
                                                  -0.9
               Data[2]
                                                            3.8)
                                                  -0.8
               Data[3]
                                                  -0.8
                                                            3.8)
               Data[4]
                                                            2.9)
                                                  -0.4
               Data[5]
                                                            2.9)
                                                  -0.4
               Data[6]
                                                  -0.7
                                                            3.4)
               Data[7]
                                                  -0.6
                                                            3.3)
               Data[8]
                                                  -0.4
                                                            3.0)
               Data[9]
                                                 160.2
                                                           -8.8)
        Dev select[0]
                                                 160.8
                                                           -9.5)
        Dev select[1]
```

Dev select[2]

161.1

-9.5)

```
157.3
                                                                        -6.0)
          Dev select[3]
                                                ---)
                                                ---)
                                                              9.3
                                                                        -2.5)
            End frame in
                                                             20.4
                                                                         0.2)
              End row in
                                                             -0.4
                                                                         4.8)
           Host_addr[0]
                                                                         4.8)
                                                             -0.4
           Host addr[1]
                                                             -0.4
                                                                         4.9)
           Host addr[2]
                                                             -0.8
                                                                         5.2)
           Host addr[3]
                                                                         4.3)
                                                              0.1
           Host_addr[4]
                                                              2.5
                                                                         2.6)
                        Ios
                 Multtest
                                                             65.2
                                                                        -9.0)
                                                                      -14.7)
                                    29.3
                                             -22.5)
                                                             28.8
                  N reset
                                                            149.5
                                                                         0.3)
                                                ---)
                       Ode
                                                             -1.7
                                                                         6.6)
             Pixel in[0]
                                                 --)
           Pixel_in[10]
                                                                         6.2)
                                                             -1.3
                                                 --)
                                                             -1.1
                                                                         6.0)
                                                 --)
            Pixel in[11]
                                                                         5.6)
                                                             -0.7
            Pixel in[12]
            Pixel in[13]
                                                             -0.2
                                                                         5.0)
           Pixel_in[14]
                                                             -0.9
                                                                         5.7)
                                                             -0.6
                                                                         5.4)
            Pixel in[15]
                                                             -2.3
                                                                        (7.3)
             Pixel in[1]
                                                                         6.6)
                                                             -1.7
             Pixel in[2]
                                                             -1.8
                                                                         6.8)
             Pixel_in[3]
                                                                         7.2)
                                                             -2.2
             Pixel_in[4]
                                                             -1.9
                                                                         6.9)
             Pixel_in[5]
                                                             -1.6
                                                                         6.6)
             Pixel in[6]
                                                                         6.6)
                                                             -1.7
             Pixel in[7]
             Pixel_in[8]
                                                             -1.6
                                                                         6.5)
                                                             -1.5
                                                                         6.4)
             Pixel_in[9]
                                                                          166
                                                              ton B
 tv input() DONE
                                                thA
                                    ton A
    BACK
)
)
    OUTPUT_DELAY
                                         tod B
                                                                                             ---)
                                                                                                   (loa:
                                                                            --- max2=
                        (min1=
                                    35.4 \text{ max1} =
                                                     61.5)
                                                               (min2=
 Begin frame out
                                                                                             ---)
                                                                                                    (loa
                                    43.0 max1=
                                                     69.1)
                                                               (min2=
                                                                            --- max2=
                        (minl=
    Begin row out
                                                                                            36.2)
                                                                                                    (loa
                                                     43.4)
                                                               (min2=
                                                                           26.8 max2=
                                    26.8 \text{ max1} =
          DR n aDR
                        (min1=
                                                                                            59.7)
                                                                                                    (loa
                                                               (min2=
                                                                            0.0 \text{ max2} =
                                     0.0 \text{ max1}=
                                                     59.7)
                        (min1=
            Data[0]
                                                                            0.0 \text{ max2} =
                                                                                            59.4)
                                                                                                    (loa
                                                               (min2=
                                                     59.4)
          Data[10]
                        (min1=
                                     0.0 \text{ max1} =
                                                                                                    (loa
                                                                            0.0 \text{ max2} =
                                                                                            59.3)
                                                     59.3)
                                                               (min2=
          Data[11]
                        (min1=
                                     0.0 \text{ max1}=
                                     0.0 max1=
                                                     59.3)
                                                                            0.0 \text{ max2} =
                                                                                            59.3)
                                                                                                    (loa
                                                               (min2=
          Data[12]
                        (min1=
                                                                                            59.3)
                                                                                                    (loa
                                                               (min2=
                                                                            0.0 \text{ max2} =
                                     0.0 \text{ max1}=
                                                     59.3)
          Data[13]
                        (min1=
                                                               (min2=
                                                                            0.0 \text{ max2} =
                                                                                            59.2)
                                                                                                    (loa
                                     0.0 \text{ max1}=
                                                     59.2)
                        (min1=
          Data[14]
                                                                                            59.2)
                                                                                                    (loa
                                                                            0.0 \text{ max2}=
                                                     59.2)
                                                               (min2=
                        (min1=
                                     0.0 \text{ max1} =
          Data[15]
                                                                                                   (loa
                                                                                            59.7)
                                                                            0.0 \text{ max2} =
                                     0.0 \text{ max1}=
                                                     59.7)
                                                               (min2=
            Data[1]
                        (min1=
                                                                                            59.7) (loa
                                                     59.7)
                                                               (min2=
                                                                            0.0 \text{ max2} =
                                     0.0 \text{ max1} =
            Data[2]
                        (min1=
                                                                                            59.7)
                                                                            0.0 \text{ max2} =
                                                                                                    (loa
                                                     59.7)
                                                               (min2=
                        (min1=
                                     0.0 \text{ max1} =
            Data[3]
                                                               (min2=
                                                                            0.0 \text{ max2} =
                                                                                            59.6)
                                                                                                    (loa
                        (minl=
                                     0.0 \text{ max1} =
                                                     59.6)
            Data[4]
                                                                                            59.5)
                                                                                                    (loa
                                                                            0.0 \text{ max2} =
                                     0.0 \text{ max1}=
                                                     59.5)
                                                               (min2=
            Data[5]
                        (min1=
                                                                                            59.5)
                                                                                                    (loa
                                     0.0 max1=
                                                     59.5)
                                                               (min2=
                                                                            0.0 \text{ max2} =
                        (minl=
            Data[6]
                                                                            0.0 \text{ max2} =
                                                                                            59.5)
                                                                                                    (loa
                                                               (min2=
                                     0.0 \text{ max1}=
                                                     59.5)
            Data[7]
                        (min1=
                                                                                            59.4)
                                                                                                    (loa
                                                                            0.0 \text{ max2} =
                                                     59.4)
                                                               (min2=
            Data[8]
                        (min1=
                                     0.0 \text{ max1}=
                                                                                            59.4)
                                                                                                    (loa
                                                     59.4)
                                                               (min2=
                                                                            0.0 \text{ max2} =
                        (min1=
                                     0.0 \text{ max1}=
            Data[9]
                                                                                                    (loa
                                                                            --- max2=
                        (min1=
                                    36.0 \text{ max1} =
                                                     45.2)
                                                               (min2=
    End frame out
                                                                                             ---)
                                                                                                    (loa
                                                     49.4)
                                                               (min2=
                                                                            --- max2=
                                    39.6 \text{ max1} =
      End row out
                        (min1=
                                                                           42.5 \text{ max2} =
                                                                                           230.7)
                                                                                                    (loa
                                                    258.2)
                                                               (min2=
        Pix_lsb[0]
                        (min1=
                                    42.5 \text{ max1} =
                                                                                           230.9)
                                                                                                    (loa
                                                                           42.6 \text{ max2} =
                                    42.6 \text{ max1} =
                                                    258.3)
                                                               (min2=
                        (min1=
        Pix lsb[1]
                                                                           42.8 \text{ max2} =
                                                                                           231.1)
                                                                                                    (loa
                                                               (min2=
                        (min1=
                                    42.8 \text{ max1} =
                                                    258.5)
        Pix lsb[2]
                                                               (min2=
                                                                           41.7 \text{ max2} =
                                                                                           231.1)
                                                    258.5)
        Pix msb[0]
                        (min1=
                                    41.7 \text{ max1} =
```

```
41.7 \text{ max2} =
                                                                     232.6) (loa
                                                (min2=
     Pix msb[1]
                  (min1=
                           41.7 \text{ max1} = 260.1
                                                                     233.8) (loa
                                                (min2=
                                                         41.8 max2=
                  (min1=
                           41.8 max1= (261.2)
     Pix msb[2]
                                                                     228.6) (loa
                                                         40.7 \text{ max2} =
                           40.7 \text{ max1} =
                                       256.0)
                                                (min2=
   Pixel out[0]
                  (min1=
                                                         40.4 \text{ max2} =
                                                                     228.2) (loa
                           40.4 \text{ max1} =
                                       255.6)
                                                (min2=
                  (min1=
  Pixel_out[10]
                                                         39.9 \text{ max2} =
                                                                     227.5) (loa
                           39.9 \text{ max1} =
                                                (min2=
                                       254.9)
                  (min1=
  Pixel_out[11]
                                                                     226.7) (loa
                                                         39.2 \text{ max2} =
                           39.2 \text{ max1}=
                                       254.1)
                                                (min2=
                  (min1=
  Pixel out[12]
                                                                     226.6) (loa
                                                         39.1 max2=
                                                (min2=
                           39.1 \text{ max1} = 254.0
  Pixel out[13]
                  (min1=
                                                         38.9 \text{ max2}=
                                                                     226.3) (loa
                                       253.8)
                                                (min2=
                           38.9 max1=
  Pixel_out[14]
                  (min1=
                                                                     227.2) (loa
                  (min1=
                                                (min2=
                                                         38.8 max2=
                           38.8 \text{ max1} = 254.6
  Pixel_out[15]
                                                                     228.5) (loa
                                                (min2=
                                                         40.6 \text{ max2} =
                           40.6 \text{ max1} =
                  (min1=
                                       255.9)
   Pixel_out[1]
                                                         41.8 max2=
                                                                     230.0) (loa
                                                (min2=
                 (min1=
                           41.8 max1=
                                       257.4)
   Pixel out[2]
                                                         41.4 \text{ max2} =
                                                                     229.4) (loa
                                       256.8)
                                                (min2=
   Pixel out[3]
                  (min1=
                           41.4 max1=
                                                                     229.2) (loa
                           41.2 max1=
                                                (min2=
                                                         41.2 \text{ max2} =
                  (min1=
                                       256.6)
   Pixel_out[4]
                                                         41.0 \text{ max2} =
                                                                     229.0) (loa
                           41.0 max1=
                                       256.4)
                                                (min2=
   Pixel_out[5]
                  (minl=
                                                         40.9 max2=
                                                                     228.8) (loa
                           40.9 \text{ max1} =
                  (min1=
                                       256.2)
                                                (min2=
   Pixel out[6]
                                                        40.8 \text{ max2} =
                                                                     228.7) (loa
                           40.8 \text{ max1} = 256.1
                                                (min2=
   Pixel_out[7]
                  (min1=
                                                                     228.4) (loa
                                                        40.6 max2=
                  (min1= 40.6 max1=
                                       255.9)
                                                (min2=
   Pixel_out[8]
                                                                     228.3) (loa
                           40.5 \text{ max1} = 255.7
                                              (min2=
                                                         40.5 \text{ max2} =
                  (min1=
    Pixel_out[9]
                                                (min2=
                                                         71.0 max2=
                                                                     184.3) (loa
                  (min1=
                           71.0 max1=
                                       211.8)
            Sign
tv output() DONE
  BACK
  VIOLATIONS
 INPUT VIOLATIONS: 0
 tv_verify_input() DONE
 OUTPUT VIOLATIONS: 0
 tv_verify_output() DONE
 Internal hold time check (Margin=2.0ns)
 INFO: 4814 Phase_1 latches checked; 0 violations detected
 INFO: 4966 Phase_2 latches checked; 0 violations detected
 INFO: No internal hold time violations detected.
 Internal hold time check done.
NO VIOLATIONS.
  BACK
            Command File 'timing'
 **** END
ACK
ONFIRM
XIT GENESIL
o ke
 ^^^^^^ GENESIL Client session log is above ^^^^^^^
            vvvvvvv GENESIL Server session log is below vvvvvvvv
 End of GENESIL session '30_Jan_1'
```